

FIG. 1








FIG.4 PRIOR ART 1 HARDWARE UNIT INTERLEAVE RAM **-** 14 <u>1</u>5 **1**3 CORRECTION CIRCUIT INTERLEAVE CIRCUIT (D/A)DIGITAL SIGNAL (DEVICES) **PROCESSING** FRAMING CIRCUIT (A/D)BANK7 BANK6 **し**3 **CPU** BANK5 BANK4 RAM CONTROLLER WORK RAM BANK3 BANK2 BANK₁ **BANKO** INSTRUCTION RAM (EXTERNAL INSTRUCTION ROM)